Use the Core2x: Difference between revisions
From F256 Foenix
Jump to navigationJump to search
(Introduction to the new page describing the feature of the Core2x for K2 and Jr2) |
(No difference)
|
Revision as of 01:37, 12 July 2025
New Features Documentation for the Core2x for K2 and Jr2
CPU @ 12Mhz
SRAM Bus @ 16bits Wide
Bit Definition $0000
Bit Definition $0001
Memory Text Mode
Line Drawing
DMA Modes
Floating-Point Module
Sprites Expansion
