Use the Core2x

From F256 Foenix
Revision as of 01:37, 12 July 2025 by Foenix (talk | contribs) (Introduction to the new page describing the feature of the Core2x for K2 and Jr2)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search

New Features Documentation for the Core2x for K2 and Jr2

CPU @ 12Mhz

SRAM Bus @ 16bits Wide


Bit Definition $0000

Bit Definition $0001


Memory Text Mode

Line Drawing

DMA Modes

Floating-Point Module

Sprites Expansion