IRQ

From F256 Foenix
Jump to navigationJump to search

Interrupts[edit | edit source]

F256K or F256Jr[edit | edit source]

Group 0
Bit Name Purpose
0x01 INT_VKY_SOF TinyVicky Start Of Frame interrupt
0x02 INT_VKY_SOL TinyVicky Start Of Line interrupt
0x04 INT_PS2_KBD PS/2 keyboard event
0x08 INT_PS2_MOUSE PS/2 mouse event
0x10 INT_TIMER_0 TIMER0 has reached its target value
0x20 INT_TIMER_1 TIMER1 has reached its target value
0x40 RESERVED
0x80 Cartridge Interrupt asserted by the cartidge
Group 1
Bit Name Purpose
0x01 INT_UART The UART is ready to receive or send data
0x02 RESERVED
0x04 RESERVED
0x08 RESERVED
0x10 INT_RTC Event from the real time clock chip
0x20 INT_VIA0 Event from the 65C22 VIA chip
0x40 INT_VIA1 F256k Only: Local keyboard
0x80 INT_SDC_INS User has inserted an SD card
Group 2
Bit Name Purpose
0x01 IEC_DATA_i IEC Data In
0x02 IEC_CLK_i IEC Clock In
0x04 IEC_ATN_i IEC ATN In
0x08 IEC_SREQ_i IEC SREQ In
0x10 RESERVED
0x20 RESERVED
0x40 RESERVED
0x80 RESERVED


F256K2 or F256Jr2[edit | edit source]

Group 0
Bit Name Purpose
0x01 INT_VKY_SOF TinyVicky Start Of Frame interrupt
0x02 INT_VKY_SOL TinyVicky Start Of Line interrupt
0x04 INT_PS2_KBD PS/2 keyboard event
0x08 INT_PS2_MOUSE PS/2 mouse event
0x10 INT_TIMER_0 TIMER0 has reached its target value
0x20 INT_TIMER_1 TIMER1 has reached its target value
0x40 DMA0_INT DMA interrupt
0x80 Cartridge Interrupt asserted by the cartidge
Group 1
Bit Name Purpose
0x01 INT_UART The UART is ready to receive or send data
0x02 COLLISION INT2 VICKY collision
0x04 COLLISION INT3 VICKY collision
0x08 COLLISION INT4 VICKY collision
0x10 INT_RTC Event from the real time clock chip
0x20 INT_VIA0 Event from the 65C22 VIA chip
0x40 INT_VIA1 F256k Only: Local keyboard
0x80 INT_SDC_INS User has inserted an SD card
Group 2
Bit Name Purpose
0x01 IEC_DATA_i IEC Data In (K2 Only)
0x02 IEC_CLK_i IEC Clock In (K2 Only)
0x04 IEC_ATN_i IEC ATN In (K2 Only)
0x08 IEC_SREQ_i IEC SREQ In (K2 Only)
0x10 RESERVED
0x20 WIFI IRQ (Module Generated)
0x40 HDMI IRQ (From Sii9022) (K2 Only)
0x80 RESERVED
Group 3
Bit Name Purpose
0x01 WIFI FIFO Empty Interrupt (Triggers when Data in FIFO (after being emptied))
0x02 MIDI FIFO Empty Interrupt (Triggers when Data in FIFO (after being emptied))
0x04 Optical Keyboard FIFO Empty Interrupt (Triggers when Data in FIFO (after being emptied)) (K2 Only)
0x08 RESERVED
0x10 RESERVED
0x20 RESERVED
0x40 RESERVED
0x80 RESERVED