FNX6809 Manuals: Difference between revisions
From F256 Foenix
Jump to navigationJump to search
(Convert Image to Table) |
No edit summary |
||
Line 38: | Line 38: | ||
|} | |} | ||
There are 4 MLUTs (MMU Lookup Tables). | |||
'''ACT_LUT''' these two bits specify which MLUT (0–3) is used to translate CPU bus address to system bus addresses. | |||
'''EDIT_LUT''' these two bits will specify which MLUT (0 - 3) is being edited and will appear in memory addresses 0x0008–0x0010. | |||
== Memory Map == | == Memory Map == |
Revision as of 20:12, 31 May 2024
MMU Registers
Address | R/W | Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
---|---|---|---|---|---|---|---|---|---|---|
$FFA0 | RW | MMU_MEM_CTRL | - | - | EDIT_LUT | - | - | ACT_LUT | ||
$FFA1 | RW | MMU_IO_CTRL | - | - | - | - | - | $FFF0-$FFFF
Enable |
$FD00-$FDFF
Enable |
There are 4 MLUTs (MMU Lookup Tables).
ACT_LUT these two bits specify which MLUT (0–3) is used to translate CPU bus address to system bus addresses.
EDIT_LUT these two bits will specify which MLUT (0 - 3) is being edited and will appear in memory addresses 0x0008–0x0010.